Proposed architecture reduces the network diameter 50 percent compared to 2D mesh. This ends in less network average latency and power consumption considerably, which are demonstrated by performance ...

The on-chip communication is becoming the bottleneck for these SOC designs most of which employ shared-bus based communication architecture. This paper presents an efficient scalable communication ...