The emitter-base peripheral (sidewall) capacitance of double-diffused silicon bipolar transistors is computed at zero bias. Results are presented in such a way as to provide useful design data.